

Table of Contents

Chapter	Description	Page
1.	PLC Fundamentals	1—1
1.1	Ladder Logic.....	1—1
1.1.1	Hardwired System	1—3
1.1.2	PLC System.....	1—4
1.2	Major Components	1—5
1.2.1	Chassis	1—5
1.2.2	Power Supply.....	1—6
1.2.3	CPU	1—6
1.2.4	Memory.....	1—6
	A- ROM.....	1—6
	B- RAM	1—6
1.2.5	I/O Processor	1—6
1.2.6	I/O	1—6
	A- Discrete I/O.....	1—7
	B- Analog I/O	1—7
1.2.7	Programmer PC.....	1—7
1.3	PLC System General Block Diagrams.....	1—9
1.3.1	Processor.....	1—9
1.3.2	Power Supply.....	1—9
1.3.3	Chassis/Rack	1—9
1.3.4	I/O System	1—10
	A- Local I/O	1—10
	B- Remote I/O	1—10
1.4	General Design Considerations.....	1—12
1.5	I/O Cards	1—13
1.5.1	Typical AC Input Card	1—14
1.5.2	Typical AC Output Card	1—15
2.	Logix Processors	2—1
2.1	ControlLogix Processors	2—3
2.1.1	Specifications	2—5
2.1.2	Firmware/Software Matrix	2—6
2.1.3	Diagnostic LEDs.....	2—7
2.1.4	Key Switch.....	2—8
2.1.5	RS232 (Serial) Port	2—9
2.1.6	Battery	2—11
2.1.7	Memory Expansion.....	2—12
2.2	FlexLogix Processors	2—13
2.2.1	Specifications	2—14
2.2.2	Firmware/Software Matrix	2—15
2.2.3	Diagnostic LEDs.....	2—16
2.2.4	Key Switch.....	2—17
2.2.5	Battery	2—18

2.2.6	RS232 (Serial) Port	2—19
2.2.7	Communication Daughter Cards	2—21
	a- DeviceNet	2—21
	b- ControlNet	2—21
	c- Ethernet	2—21
2.2.8	Local I/O Ports	2—22
	a- Local	2—22
	b- Local2	2—22
2.3	CompactLogix Processors	2—23
2.3.1	Specifications	2—25
2.3.2	Firmware/Software Matrix	2—27
2.3.3	Diagnostic LEDs	2—28
2.3.4	Key Switch	2—29
2.3.5	RS232 (Serial) Port	2—30
2.3.6	Battery	2—32
3.	Power Supplies	3—1
3.1	Power Supply Models and Specifications	3—2
3.2	Power Supply Jumper	3—3
3.3	Standalone Power supplies	3—4
3.3.1	1756-PA72	3—5
3.3.2	1756-PA72/B	3—6
3.3.3	1756-PA75A/A	3—7
3.3.4	1756-PB72	3—8
3.3.5	1756-PB72/B	3—9
3.3.6	1756-PB75A/A	3—10
3.4	Redundant Power Supplies	3—11
3.4.1	1756-PA75R/B	3—12
3.4.2	1756-PB75R/B	3—13
3.4.3	1756-PSCA	3—14
3.4.4	1756-CPR	3—14
4.	1756 I/O Chassis	4—1
4.1	756-A4/B	4—3
4.2	1756-A7/B	4—3
4.3	1756-A10/B	4—4
4.4	1756-A13/B	4—4
4.5	1756-A17/B	4—5
5.	Modules	5—1
5.1	Mnemonic Code	5—2
5.1.1	First Letter	5—2
5.1.2	Second Letter	5—2
5.1.3	Numeric	5—3
5.1.4	Terminating Alpha Character	5—3
5.2	Discrete Input and Output Modules	5—4

5.2.1	AC Output.....	5—5
5.2.2	AC Input.....	5—5
5.2.3	DC Output.....	5—5
5.2.4	DC Input	5—6
5.2.5	Contact Type (relay based) Output	5—6
5.3	Analog Modules.....	5—7
5.3.1	Analog Input	5—7
5.3.2	RTD Input	5—8
5.3.3	Thermocouple Input	5—8
5.3.4	Analog Output.....	5—8
5.4	Specialty I/O	5—9
5.4.1	High Speed Counter.....	5—9
5.4.2	Programmable Limit Switch.....	5—9
5.4.3	Drive Modules.....	5—10
5.4.4	Motion Control	5—10
5.5	Redundancy/Hot Standby Module.....	5—11
5.6	Communication Modules	5—12
5.6.1	ControlNet Bridge.....	5—12
5.6.2	DHRIO Bridge.....	5—12
5.6.3	DeviceNet Bridge	5—13
5.6.4	Ethernet Bridge.....	5—13
5.6.5	MVI (Multi-Vendor Interface)	5—13
6.	Memory	6—1
6.1	Data Types	6—2
6.1.1	Predefined	6—3
	a- Atomic Data Types.....	6—3
	b- Defined Data Types	6—4
6.1.2	Module Defined Data Type.....	6—10
6.1.3	User Defined Data Types	6—11
6.2	User Memory	6—12
6.2.1	Processor Name.....	6—12
	a- Naming Convention	6—12
6.2.2	Tag Names	6—13
	a- Base Tags.....	6—14
	b- I/O Base Tags	6—14
	c- Alias Tags	6—16
	d- Consumed Tags.....	6—16
6.2.3	Tasks (Programs).....	6—17
	a- Routines.....	6—18
	b- Programs (Program Groups)	6—19
	c- Tasks (Task Group)	6—20
6.3	Free Memory	6—23
7.	Addressing	7—1
7.1	Tag/Symbolic Addressing.....	7—2
7.1.1	I/O Data Tags	7—2
	a- I/O Base Tags	7—8
	b- Alias I/O Tags	7—9
7.1.2	User Defined Data Tags.....	7—12

a- Base	7—12
b- Alias	7—16
7.2 Indirect Addressing	7—17
7.3 Indexed Addressing	7—18
8. System Design and Operation	8—1
8.1 Logix Operating modes	8—2
8.1.1 Prescan	8—3
8.1.2 Run	8—4
8.1.3 Program	8—5
8.1.4 Test	8—5
8.1.5 Fault	8—6
8.2 Scan	8—10
8.2.1 Input Data Being Produced by Input Module	8—11
a- RPI	8—11
b- COS	8—11
c- RTS	8—11
8.2.2 Input Data Being Consumed by a Logix Processor	8—11
8.2.3 Logix Processor Solving Logic	8—11
a- Rung Solve	8—11
b- Continuous Task	8—11
c- Periodic Tasks	8—11
d- System Overhead (Housekeeping)	8—11
8.2.4 Output Data Produced by a Logix Processor	8—13
a- RPI	8—13
b- EOT	8—13
8.2.5 Output Data Consumed by Output module	8—13
8.2.6 Output module Producing an Echo of Consumed data	8—13
9. Communications	9—1
9.1 RS-232-D	9—2
9.1.1 Specifications	9—2
9.1.2 Protocols	9—2
a- DF1-Point to Point	9—2
b- DF1 Master	9—3
c- DF1 Slave	9—3
d- ASCII	9—3
9.2 Ethernet	9—4
9.3 ControlNet	9—5
9.4 Data Highway Plus	9—6
9.4.1 Network Topologies	9—8
a- Daisy Chain	9—8
b- Trunk-Line	9—9
c- Terminating Resistors	9—11
9.4.2 DH+ Channel Configuration	9—13
a- Enhanced Processor DH+ Channel Configuration Options	9—15
9.4.3 Concepts of DH+ Messaging	9—16
9.4.4 Using the DH+ Network	9—18
a- Global Data	9—18
b- Peer to Peer Read and Writes	9—22
9.4.5 DH+ Performance	9—41
9.5 Data Highway DH-485	9—41

9.5.1	Features	9—41
9.5.2	Specifications	9—41
9.6	DeviceNet.....	9—42
10.	Ladder Logic Instruction Set	10—1
10.1	Basic Logic Rules	10—5
10.2	Rung Editing	10—7
10.2.1	Off-Line	10—7
10.2.2	On-Line, PLC in Program Mode.....	10—7
10.2.3	On-Line, PLC in Remote Run Mode	10—7
	A- Accept.....	10—7
	B- Test.....	10—7
	C- Assemble	10—7
10.3	Contacts, Coils, and Branches	10—8
10.3.1	Examine On (XIC) Normally Open	10—9
10.3.2	Examine Off (XIO) Normally Closed	10—9
10.3.3	Output Energize (OTE) Coil	10—10
10.3.4	Branching	10—11
10.3.5	Output Latch & Unlatch	10—12
10.3.6	One Shots	10—13
	A- One Shot (ONS).....	10—14
	B- One Shot Rising (OSR).....	10—15
	C- One Shot Falling (OSF)	10—16
10.3.7	Always False (AFI).....	10—17
10.3.8	Reset Coil (RES).....	10—17
10.4	Timers	10—18
10.4.1	Timer On Delay, (TON).....	10—19
10.4.2	Timer Off Delay (TOF)	10—21
10.4.3	Retentive Timer On Delay (RTO).....	10—23
10.5	Counters.....	10—25
10.5.1	Count Up Counter (CTU).....	10—26
10.5.2	Count Down Counter (CTD).....	10—28
10.6	Comparison Instructions.....	10—30
10.6.1	Equal (EQU)	10—31
10.6.2	Not Equal (NEQ).....	10—32
10.6.3	Greater Than (GRT)	10—33
10.6.4	Greater Than or Equal (GEQ).....	10—34
10.6.5	Less Than (LES).....	10—35
10.6.6	Less Than or Equal (LEQ)	10—36
10.6.7	Limit Test (LIM).....	10—37
10.6.8	Compare (CMP)	10—39
10.7	Computational Instructions	10—41
10.7.1	Add (ADD).....	10—43
10.7.2	Subtract (SUB)	10—45
10.7.3	Multiply (MUL)	10—47
10.7.4	Divide (DIV)	10—49
10.7.5	Move (MOV).....	10—51

10.7.6	Compute (CPT)	10—52
10.7.7	Square Root (SQR)	10—55
10.7.8	Negate (NEG).....	10—57
10.7.9	Clear (CLR)	10—59
10.7.10	Exponential (XPY)	10—60
10.7.11	Logarithm (LOG).....	10—60
10.7.12	Natural Logarithm (LN)	10—60
10.7.13	Sine (SIN).....	10—61
10.7.14	Cosine (COS)	10—61
10.7.15	Tangent (TAN).....	10—61
10.7.16	Arc Sine (ASN)	10—61
10.7.17	Arc Cosine (ACS)	10—61
10.7.18	Arc Tangent (ATN).....	10—61
10.8	Data Conversion Instructions	10—62
10.8.1	Binary to BCD (TOD)	10—63
10.8.2	BCD to Binary (FRD)	10—63
10.8.3	Radians to Degrees (DEG).....	10—63
10.8.4	Degrees to Radians (RAD)	10—63
10.9	File Logic and Manipulation Instructions	10—64
10.9.1	Modes Of File Operations	10—67
	A- All Mode	10—68
	B- Numeric Mode	10—69
	C- Incremental Mode	10—70
10.9.2	File Arithmetic And Logic (FAL)	10—71
10.9.3	File Search And Compare (FSC).....	10—75
10.9.4	Fill File(FLL)	10—80
10.9.5	Copy File(COP).....	10—82
10.9.6	First In-First Out (FFL & FFU).....	10—84
10.9.7	Last In-First Out (LFL & LFU)	10—88
10.9.8	Average (AVE).....	10—91
10.9.9	Standard Deviation (STD).....	10—93
10.9.10	Sort (SRT)	10—93
10.9.11	Sequencer Instructions (SQL, SQI, SQO)	10—94
	A- Sequencer Load (SQL)	10—95
	B- Sequencer Input (SQI)	10—97
	C- Sequencer Output (SQO).....	10—99
10.10	System Value and Message Instructions	10—101
10.10.1	Get System Value (GSV)	10—102
10.10.2	Set System Value (SSV).....	10—105
10.10.3	Message (MSG)	10—108
10.11	Bit Logic and Manipulation Instructions	10—110
10.11.1	Bitwise And (AND)	10—111
10.11.2	Masked Move (MVM).....	10—113
10.11.3	Masked Equal (MEQ)	10—115
10.11.4	Bitwise Inclusive OR (OR)	10—117
10.11.5	Bitwise Exclusive Or (XOR)	10—119
10.11.6	Not (NOT).....	10—121
10.11.7	Bit Shift Left (BSL).....	10—123
10.11.8	Bit Shift Right (BSR).....	10—125

10.11.9	Bit Distribute (BTD)	10—127
10.12	Diagnostic Instructions	10—129
10.12.1	File Bit Comparison – FBC	10—129
10.12.2	Diagnostic Detect – DDT	10—129
10.12.3	Data Transitional – DTR	10—129
10.13	Program Control Instructions	10—130
10.13.1	Jump And Label (JMP & LBL).....	10—130
10.13.2	For Loops - FOR, NXT, BRK	10—131
	A- For (FOR).....	10—131
	B- Break (BRK).....	10—132
	C- Next (NXT).....	10—132
10.13.3	Jump To Subroutine Functions - JSR, SBR, RET	10—133
	A- Jump to Subroutine (JSR).....	10—133
	B- Subroutine (SBR).....	10—134
	C- Return (RET).....	10—134
10.13.4	Master Control Reset - MCR.....	10—135
10.14	Process Control Instructions.....	10—136
10.14.1	PID	10—137
	A- Logix PID Functions.....	10—139
	B- The PID Equation.....	10—140
	C- Computers Don't Do Calculus.....	10—141
	D- PID Options & Features	10—144
10.15	ASCII Instructions.....	10—145

This page intentionally left blank