

Table of Contents

Chapter	Description	Page
1.	PLC Fundamentals	1—1
1.1	Ladder Logic	1—1
1.1.1	Hardwired System	1—3
1.1.2	PLC System	1—4
1.2	Major Components	1—5
1.2.1	Chassis	1—5
1.2.2	Power Supply	1—6
1.2.3	CPU	1—6
1.2.4	Memory	1—6
	A- ROM	1—6
	B- RAM	1—6
1.2.5	I/O Processor	1—6
1.2.6	I/O	1—6
	A- Discrete I/O	1—7
	B- Analog I/O	1—7
1.2.7	Programmer PC	1—7
1.3	PLC System General Block Diagrams	1—9
1.3.1	Processor	1—9
1.3.2	Power Supply	1—9
1.3.3	Chassis/Rack	1—9
1.3.4	I/O System	1—9
	A- Local I/O	1—10
	B- Remote I/O	1—10
1.4	General Design Considerations	1—12
1.5	I/O Cards	1—13
1.5.1	Typical AC Input Card	1—14
1.5.2	Typical AC Output Card	1—15
2.	Processors	2—1
2.1	PLC-5 Family Differences	2—1
2.1.1	Classic Processor Family	2—2
2.1.2	Enhanced Processor Family	2—3
2.1.3	Processor Comparison Table	2—4
	A- Classic Processors	2—4
	B- Enhanced Processors	2—4
2.2	Classic Processors	2—7
2.2.1	Processor Capabilities	2—7
	A- PLC-5/10	2—8
	B- PLC-5/12	2—9
	C- PLC-5/15	2—10
	D- PLC-5/25	2—11
2.2.2	LED Indicators and Key-switch Description	2—12
	A- Key-Switch Positions	2—13
2.2.3	Dip Switches	2—14
	A- Data Highway Plus Address And Mode Of RIO Operation	2—14
	B- Resistors and Adapter Mode Configuration	2—15

2.2.4	Data Table Files	2—16
	A- Output and Input Files.....	2—16
	B- Default Files and Prefixes	2—16
	C- Unassigned Prefixes	2—17
	D- Unassigned File Numbers.....	2—17
2.3	Enhanced Processors	2—18
2.3.1	Processor Capabilities.....	2—18
	A- PLC-5/11	2—19
	B- PLC-5/20 and 5/26.....	2—20
	C- PLC-5/20C.....	2—21
	D- PLC-5/20E.....	2—22
	E- PLC-5/30	2—23
	F- PLC-5/40 and 5/46	2—24
	G- PLC-5/40C	2—25
	H- PLC-5/40E.....	2—26
	I- PLC-5/40L	2—27
	J- PLC-5/60	2—28
	K- PLC-5/60C.....	2—29
	L- PLC-5/60L	2—30
	M-PLC-5/80 and 5/86	2—31
	N- PLC-5/80C	2—32
	O-PLC-5/80E.....	2—33
2.3.2	LED Indicators and Key-switch Description	2—34
	A- Processor Status LED indicators	2—34
	B- Communication channel LED indicators	2—34
	C- Key Switch Positions.....	2—35
2.3.3	Dip Switches.....	2—36
	A- Data Highway Plus Address.....	2—36
	B- Channel 0 Port Configuration.....	2—37
2.3.4	Data Table Specifics	2—38
	A- Output and Input Files.....	2—38
	B- Default Files and Prefixes	2—38
	C- Unassigned Prefixes	2—39
	D- Unassigned File Numbers.....	2—39
3.	Power Supplies	3—1
3.1	External.....	3—2
3.2	Slot Mounted.....	3—3
3.2.1	1771-PSC Chassis Jumper Setting.....	3—4
3.2.2	Redundant Power Supplies.....	3—5
	A- Redundant Supply Cabling	3—6
	B- Redundant Power Supply Dip Switch	3—7
3.3	Power Supply Selection	3—9
4.	I/O Chassis.....	4—1
4.1	1771-A1B	4—2
4.2	1771-A2B	4—2
4.3	1771-A3B &1771-A3B1.....	4—3
4.4	1771-A4B	4—3
4.5	Chassis Power Supply Jumper	4—4
4.6	Chassis Power Supply Connections	4—5
4.7	Non-Processor Chassis Dip Switch Settings.....	4—6
4.8	Processor Chassis Dip-Switch Settings	4—7
4.9	Acceptable Chassis Combinations.....	4—8

4.10	Specialty I/O Chassis	4—9
4.10.1	1771-AM1 and AM2	4—9
4.10.2	Dip Switch Settings	4—10
4.11	1771-PSC Power Supply Chassis	4—11
4.11.1	Power Supply Jumper setting	4—12
5.	1771 Modules	5—1
5.1	Discrete I/O	5—2
5.1.1	AC Output Modules	5—3
5.1.2	DC Output Modules	5—4
	A- Sourcing Type Outputs	5—4
	B- Sourcing Or Sinking Type Outputs	5—4
	C- Sinking Type Outputs	5—4
	D- Relay Contact Type Outputs	5—5
5.1.3	AC/DC Input Modules	5—6
5.1.4	DC Input Modules	5—7
	A- Sinking Type Inputs	5—7
	B- Sourcing Type Inputs	5—7
	C- Sinking Or Sourcing Type Inputs	5—7
5.2	Non-Discrete I/O Modules	5—8
5.2.1	Common Analog Input/Output Modules	5—9
5.2.2	High Resolution Isolated N Series	5—10
5.2.3	2 Slot-External Power Required	5—11
5.2.4	Process Control Modules	5—12
5.2.5	Peripheral I/O Modules	5—12
5.2.6	Positioning Modules	5—13
5.2.7	Specialized Modules	5—14
5.3	I/O Communication Modules	5—15
5.3.1	1771-ALX	5—16
	A- Adapter LED Indicators	5—17
	B- 1771-ALX Switch Settings	5—18
5.3.2	1771-ASB	5—19
	A- Adapter Module Capabilities	5—20
	B- Adapter LED Indicators	5—20
	C- 1771-ASB Series C and D Switch Settings	5—21
	D- 1771-ASB Series A or B Switch Settings	5—23
6.	Processor Memory	6—1
6.1	Data Table Files	6—2
6.1.1	Default Files	6—3
	A- File Type Descriptions	6—4
6.1.2	Unassigned Prefixes	6—5
	A- File Type Descriptions	6—5
6.1.3	Unassigned File Numbers	6—6
6.1.4	Memory Optimization	6—6
	A- Classic Processors	6—6
	B- Enhanced Processors	6—7
6.1.5	Global vs Local File Types	6—7
6.2	Program Files	6—8
6.2.1	Default Files	6—9
	A- File 0—System File	6—9
	B- File 1—Undefined	6—9
	C- File 2—Ladder	6—9

6.2.2	Unassigned File Numbers	6—10
	A- Classic Processors	6—10
	B- Enhanced Processors	6—10
6.2.3	Fault Routine	6—10
6.2.4	Selectable Timed Interrupt (STI)	6—10
6.2.5	Processor Input Interrupt (PII)	6—11
7.	I/O Addressing and Concepts	7—1
7.1	Data Table Addressing	7—1
7.1.1	Discrete I/O Addressing	7—2
	A- Bit 7—4	
	B- Group Number	7—5
	C- Rack Number	7—6
7.1.2	I/O Chassis Addressing Methods	7—8
	A- 2-Slot Addressing	7—9
	B- 1-Slot Addressing	7—16
	C- 1/2-Slot Addressing	7—22
7.1.3	Timer, Counter etc... Addressing	7—26
7.2	Indirect Addressing	7—28
7.3	Indexed Addressing	7—29
7.4	Symbolic Addressing	7—30
7.5	Non-Discrete I/O Addressing	7—31
7.5.1	Block Transfer Concept	7—32
7.5.2	Block Transfer Instruction	7—33
8.	System Design and Operation	8—1
8.1	PLC-5 Scan Structure	8—2
8.1.1	Prescan	8—2
8.1.2	Classic Processors	8—3
8.1.3	Enhanced Processors	8—4
8.2	System Design Considerations	8—6
8.3	Rules Of Chassis Layout	8—7
	A- Acceptable Chassis Combinations	8—8
	B- RIO Adapter Module Capabilities	8—8
8.4	I/O Layout	8—9
8.4.1	Local or Processor Resident I/O	8—10
8.4.2	Extended Local I/O	8—11
8.4.3	Remote I/O	8—14
	A- Remote I/O Communication Cabling	8—16
	B- Terminating Resistors	8—17
	C- Remote I/O Performance	8—18
8.5	Power Distribution & E-Stop	8—21
8.6	Forcing	8—22
8.6.1	Visible Indications	8—22
8.6.2	Software Indications	8—22
9.	Data Highway Plus	9—1
9.1	Network Topologies	9—3
9.1.1	Daisy Chain	9—3

9.1.2	Trunk-Line	9—4
9.1.3	Terminating Resistors	9—6
	A- Daisy Chain Terminations	9—6
	B- Trunk Line Terminations	9—7
9.2	DH+ Channel Configuration	9—8
9.2.1	Enhanced Processor DH+ Channel Configuration Options	9—10
9.3	Concepts of DH+ Messaging	9—13
9.4	Using the DH+ Network	9—15
9.4.1	Global Data	9—15
	A- Global Data Example	9—17
9.4.2	Peer to Peer Read and Writes	9—21
	A- Message Instruction (MSG)	9—21
	B- Configuration of MSG Instruction	9—24
	C- Peer to Peer Read Example	9—29
	D- Peer to Peer Write Example	9—36
9.5	DH+ Performance	9—43
10.	PLC-5 Instruction Set	10—1
10.1	Basic Logic Rules	10—2
10.2	Rung Editing	10—3
10.2.1	Off-Line	10—3
10.2.2	On-Line, PLC in Program Mode	10—3
10.2.3	On-Line, PLC in Run Mode	10—3
	A- Accept	10—3
	B- Test	10—3
	C- Assemble	10—3
10.3	Contacts, Coils, and Branches	10—4
10.3.1	Examine On (XIC) Normally Open	10—5
10.3.2	Examine Off (XIO) Normally Closed	10—5
10.3.3	Output Energize (OTE) Coil	10—6
10.3.4	Branching	10—7
10.3.5	Output Latch & Unlatch	10—8
10.3.6	One Shots	10—9
	A- One Shot (ONS)	10—10
	B- One Shot Rising (OSR)	10—11
	C- One Shot Falling (OSF)	10—12
10.3.7	Always False (AFI)	10—13
10.3.8	Reset Coil (RES)	10—13
10.4	Timers	10—14
10.4.1	Timer On Delay, (TON)	10—15
10.4.2	Timer Off Delay (TOF)	10—17
10.4.3	Retentive Timer On Delay (RTO)	10—19
10.5	Counters	10—21
10.5.1	Count Up Counter (CTU)	10—22
10.5.2	Count Down Counter (CTD)	10—24
10.6	Comparison Instructions	10—26
10.6.1	Equal (EQU)	10—27
10.6.2	Not Equal (NEQ)	10—28
10.6.3	Greater Than (GRT)	10—29

10.6.4	Greater Than or Equal (GEQ).....	10—30
10.6.5	Less Than (LES).....	10—31
10.6.6	Less Than or Equal (LEQ).....	10—32
10.6.7	Limit Test (LIM).....	10—33
10.6.8	Compare (CMP).....	10—35
10.7	Computational Instructions.....	10—37
10.7.1	Add (ADD).....	10—39
10.7.2	Subtract (SUB).....	10—41
10.7.3	Multiply (MUL).....	10—43
10.7.4	Divide (DIV).....	10—45
10.7.5	Move (MOV).....	10—47
10.7.6	Compute (CPT).....	10—48
10.7.7	Square Root (SQR).....	10—51
10.7.8	Negate (NEG).....	10—53
10.7.9	Clear (CLR).....	10—55
10.7.10	Exponential (XPY).....	10—56
10.7.11	Logarithm (LOG).....	10—56
10.7.12	Natural Logarithm (LN).....	10—56
10.7.13	Sine (SIN).....	10—56
10.7.14	Cosine (COS).....	10—56
10.7.15	Tangent (TAN).....	10—56
10.7.16	Arc Sine (ASN).....	10—56
10.7.17	Arc Cosine (ACS).....	10—56
10.7.18	Arc Tangent (ATN).....	10—56
10.8	Data Conversion Instructions.....	10—57
10.8.1	Binary to BCD (TOD).....	10—58
10.8.2	BCD to Binary (FRD).....	10—58
10.8.3	Radians to Degrees (DEG).....	10—58
10.8.4	Degrees to Radians (RAD).....	10—58
10.9	File Logic and Manipulation Instructions.....	10—59
10.9.1	Modes Of File Operations.....	10—61
	A- All Mode.....	10—62
	B- Numeric Mode.....	10—62
	C- Incremental Mode.....	10—63
10.9.2	File Arithmetic And Logic (FAL).....	10—64
10.9.3	File Search And Compare (FSC).....	10—68
10.9.4	Fill File(FLL).....	10—73
10.9.5	Copy File(COP).....	10—75
10.9.6	First In-First Out (FFL & FFU).....	10—77
10.9.7	Last In-First Out (LFL & LFU).....	10—80
10.9.8	Average (AVE).....	10—83
10.9.9	Standard Deviation (STD).....	10—85
10.9.10	Sort (SRT).....	10—85
10.9.11	Sequencer Instructions (SQL, SQI, SQO).....	10—86
	A- Sequencer Load (SQL).....	10—87
	B- Sequencer Input (SQI).....	10—88
	C- Sequencer Output (SQO).....	10—90
10.10	Bit Logic and Manipulation Instructions.....	10—92
10.10.1	Bitwise And (AND).....	10—93

10.10.2	Masked Move (MVM).....	10—95
10.10.3	Masked Equal (MEQ).....	10—97
10.10.4	Bitwise Inclusive OR (OR).....	10—99
10.10.5	Bitwise Exclusive Or (XOR).....	10—101
10.10.6	Not (NOT).....	10—103
10.10.7	Bit Shift Left (BSL).....	10—105
10.10.8	Bit Shift Right (BSR).....	10—107
10.10.9	Bit Distribute (BTD).....	10—109
10.11	Diagnostic Instructions.....	10—111
10.11.1	File Bit Comparison - FBC.....	10—111
10.11.2	Diagnostic Detect - DDT.....	10—111
10.11.3	Data Transitional - DTR.....	10—111
10.12	Program Control Instructions.....	10—112
10.12.1	Jump And Label (JMP & LBL).....	10—112
10.12.2	For Loops - FOR, NXT, BRK.....	10—113
	A- For (FOR).....	10—113
	B- Break (BRK).....	10—114
	C- Next (NXT).....	10—114
10.12.3	Jump To Subroutine Functions - JSR, SBR, RET.....	10—115
	A- Jump to Subroutine (JSR).....	10—115
	B- Subroutine (SBR).....	10—116
	C- Return (RET).....	10—116
10.12.4	Immediate Input - IIN.....	10—117
10.12.5	Immediate Output - IOT.....	10—117
10.12.6	Master Control Reset - MCR.....	10—118
10.13	Block Transfer and Message Instructions.....	10—119
10.13.1	Block Transfer Instruction - BTR, BTW.....	10—120
10.13.2	Message (MSG).....	10—123
10.14	Process Control Instructions.....	10—126
10.14.1	PID.....	10—127
	A- Control Block Integer (N) Word Assignments.....	10—128
	B- PLC-5 PID Functions.....	10—130
	C- The PID Equation.....	10—131
	D- Computers Don't Do Calculus.....	10—132
	E- PID Options & Features.....	10—134
10.15	ASCII Instructions.....	10—135

This page intentionally left blank