

Table of Contents

Chapter	Description	Page
1.	PLC Fundamentals	1—1
1.1	Ladder Logic	1—2
1.1.1	Schematic Drawing	1—3
1.1.2	Hardwired System	1—4
1.2	PLC System	1—5
1.3	Major Components	1—6
1.3.1	Chassis	1—7
1.3.2	Power Supply	1—7
1.3.3	CPU	1—7
1.3.4	Memory	1—7
a-	ROM	1—7
b-	RAM	1—7
1.3.5	I/O Processor	1—8
1.3.6	I/O	1—8
a-	Discrete I/O	1—8
b-	Analog I/O	1—8
1.3.7	Programming	1—8
1.4	PLC System General Block Diagrams	1—10
1.4.1	Processor	1—10
1.4.2	Power Supply	1—10
1.4.3	Chassis/Rack	1—10
1.4.4	I/O System	1—11
a-	Local I/O	1—11
b-	Remote I/O	1—11
1.5	General Design Considerations	1—14
1.6	I/O Cards	1—15
1.6.1	Typical AC Input Card	1—16
1.6.2	Typical AC Output Card	1—17
2.	Processors	2—1
2.1	Processor Specifications	2—2
2.2	Fixed Controller	2—4
2.3	Processor Diagnostic LED's	2—5
2.3.1	Specifications	2—5
2.3.2	20 I/O Point Configuration	2—6
2.3.3	30 I/O Point Configuration	2—6
2.3.4	40 I/O Point Configuration	2—7
2.4	Modular Controllers	2—8
2.4.1	SLC-5/01	2—9
a-	Specifications	2—9
b-	Processor Diagnostic LED's	2—10
2.4.2	SLC-5/02	2—11

Table of Contents

viii

a- Specifications	2—11
b- Processor Diagnostic LED's	2—12
2.4.3 SLC-5/03	2—13
a- Specifications	2—13
b- Processor Diagnostic LED's	2—14
2.4.4 SLC-5/04	2—15
a- Specifications	2—15
b- Processor Diagnostic LED's	2—17
2.4.5 SLC-5/05	2—18
a- Specifications	2—18
b- Processor Diagnostic LED's	2—19
c- Custom Web Pages	2—20
3. Power Supplies	3—1
3.1 P1 Power Supply	3—4
3.2 P2 Power Supply	3—5
3.3 P3 Power Supply	3—6
3.4 P4 Power Supply	3—7
3.5 P5 Power Supply	3—8
3.6 P6 Power Supply	3—9
3.7 P7 Power Supply	3—10
4. I/O Chassis	4—1
4.1 2 Slot 1746-A2	4—2
4.2 4 Slot 1746-A4	4—4
4.3 7 Slot 1746-A7	4—4
4.4 10 Slot 1746-A10	4—5
4.5 13 Slot 1746-A13	4—5
4.6 Expansion Chassis	4—6
5. Modules	5—1
5.1 Discrete Input and Output Modules	5—3
5.1.1 AC Output	5—4
5.1.2 AC Input	5—4
5.1.3 DC Output	5—5
5.1.4 DC Input	5—6
5.1.5 AC/DC Input	5—7
5.1.6 Relay Output	5—7
5.1.7 Combination Input/Output	5—8
5.2 Analog	5—9
5.2.1 Analog Inputs	5—10
5.2.2 Analog Outputs	5—11
5.2.3 Combination Analog Input/Output Modules	5—12
5.2.4 Thermocouple/mV 1746-NT4	5—13
5.2.5 RTD/Resistance	5—14
5.3 Specialty	5—15

5.3.1	High Speed Counter Encoder	5—15
5.3.2	Stepper Controller	5—15
5.3.3	Servo Positioning	5—15
5.3.4	Basic Module	5—15
5.4	Communication	5—16
5.4.1	1747-SN Remote I/O Scanner	5—17
	a- LED Indicators	5—20
	b- DIP Switches	5—21
	c- Configuration - G File	5—22
	d- Control/Status - M Files	5—23
5.4.2	1747-ASB Remote I/O Adapter	5—28
	a- LED Indicators	5—29
	b- Dip Switches	5—30
5.4.3	1747-AIC Isolated Link Coupler	5—33
5.4.4	1747-DSN Distributed I/O Scanner	5—34
5.4.5	1747-PIC Personal Interface Converter	5—35
5.4.6	1747-DCM Direct Communication Module	5—35
5.4.7	1747-KE DH-485/RS232C Interface Module	5—35
5.4.8	Specialty Module to AIC Cable	5—35
6.	Processor Memory	6—1
6.1	Data Table Files	6—3
6.1.1	Default Files	6—4
	a- File Type Descriptions	6—5
6.1.2	Unassigned Prefixes	6—6
	a- File Type Descriptions	6—6
6.1.3	Unassigned File Numbers	6—7
6.1.4	Memory Optimization	6—7
6.1.5	Global vs Local File Types	6—7
6.2	Program Files	6—8
6.2.1	Default Files	6—9
	a- File 0—System File	6—9
	b- File 1—System File	6—9
	c- File 2—Ladder	6—9
6.2.2	Unassigned File Numbers	6—9
6.2.3	Fault Routine	6—9
6.2.4	Selectable Timed Interrupt (STI)	6—10
6.2.5	Discrete Input Interrupt (DII)	6—10
6.2.6	I/O Event Interrupt	6—10
6.3	Special Files	6—11
6.3.1	G Configuration Files	6—11
6.3.2	M Data Files	6—11
7.	I/O Addressing and Concepts	7—1
7.1	Data Table Addressing	7—1
7.1.1	I/O Addressing	7—2
	a- Bit	7—4
	b- Word Number	7—5
	c- Slot Number	7—6
7.1.2	Timer, Counter etc... Addressing	7—7
7.2	Indirect Addressing	7—9

7.3	Indexed Addressing	7—10
7.4	Symbolic Addressing.....	7—11
8.	System Design and Operation	8—1
8.1	SLC-500 Scan Structure	8—2
8.2	System Design Considerations	8—3
8.3	Rules Of Chassis Layout.....	8—4
	a- Fixed Controller Expansion Chassis Module Combinations	8—5
8.4	I/O Layout.....	8—6
8.4.1	Local I/O	8—7
8.4.2	Expansion I/O	8—8
8.4.3	Remote I/O	8—9
	a- Remote I/O Communication Cabling.....	8—11
	b- Terminating Resistors	8—12
8.4.4	DeviceNet I/O	8—12
8.5	Power Supply Selection	8—13
8.6	Power Distribution & E-Stop.....	8—15
8.7	Forcing	8—16
8.7.1	Visible Indications.....	8—16
8.7.2	Software Indications	8—17
9.	Communications	9—1
9.1	Data Highway DH-485	9—1
9.1.1	Features	9—1
9.1.2	Specifications	9—1
9.2	RS-232-D	9—2
9.2.1	Specifications	9—2
9.2.2	Protocols.....	9—2
	a- DF1-Full Duplex	9—2
	b- DF1 Half-Duplex Slave.....	9—3
	c- ASCII.....	9—3
9.3	Data Highway Plus (DH+)	9—4
9.3.1	Daisy Chain	9—5
9.3.2	Trunk-Line	9—6
9.3.3	Strategy For Highway Implementation	9—8
	a- File Structures	9—8
9.4	Ethernet	9—9
10.	SLC-500 Instruction Set.....	10—1
10.1	Basic Logic Rules.....	10—2
10.2	Rung Editing	10—3
10.2.1	Off-Line	10—3
10.2.2	On-Line, PLC in Program Mode.....	10—3
10.2.3	On-Line, PLC in Run Mode.....	10—3
	a- Accept	10—3
	b- Test	10—3
	c- Assemble	10—3

10.3	Contacts, Coils, and Branches	10—4
10.3.1	Examine On (XIC) Normally Open	10—5
10.3.2	Examine Off (XIO) Normally Closed	10—5
10.3.3	Output Energize (OTE) Coil	10—6
10.3.4	Branching	10—7
10.3.5	Output Latch & Unlatch	10—8
10.3.6	One Shot Rising (OSR).....	10—9
10.3.7	Reset Coil (RES).....	10—10
10.4	Timers	10—11
10.4.1	Timer On Delay, (TON).....	10—12
10.4.2	Timer Off Delay (TOF)	10—14
10.4.3	Retentive Timer On Delay (RTO).....	10—16
10.5	Counters.....	10—18
10.5.1	Count Up Counter (CTU)	10—19
10.5.2	Count Down Counter (CTD).....	10—21
10.6	Comparison Instructions.....	10—23
10.6.1	Equal (EQU)	10—24
10.6.2	Not Equal (NEQ).....	10—25
10.6.3	Greater Than (GRT)	10—26
10.6.4	Greater Than or Equal (GEQ).....	10—27
10.6.5	Less Than (LES).....	10—28
10.6.6	Less Than or Equal (LEQ)	10—29
10.6.7	Limit Test (LIM).....	10—30
10.7	Computational Instructions.....	10—32
10.7.1	Add (ADD).....	10—33
10.7.2	Subtract (SUB)	10—35
10.7.3	Multiply (MUL)	10—37
10.7.4	Divide (DIV)	10—39
10.7.5	Move (MOV).....	10—41
10.7.6	Square Root (SQR)	10—42
10.7.7	Clear (CLR)	10—43
10.7.8	Compute (CPT)	10—44
10.7.9	Scale with Parameters (SCP)	10—46
10.7.10	Scale Data (SCL).....	10—48
10.7.11	Exponential (XPY)	10—50
10.7.12	Logarithm (LOG).....	10—50
10.7.13	Natural Logarithm (LN)	10—50
10.7.14	Sine (SIN).....	10—50
10.7.15	Cosine (COS)	10—50
10.7.16	Tangent (TAN).....	10—50
10.7.17	Arc Sine (ASN)	10—50
10.7.18	Arc Cosine (ACS)	10—50
10.7.19	Arc Tangent (ATN).....	10—50
10.8	Data Conversion Instructions	10—51
10.8.1	Binary to BCD (TOD)	10—51
10.8.2	BCD to Binary (FRD).....	10—51

10.9	File Logic and Manipulation Instructions	10—52
10.9.1	Fill File(FLL)	10—54
10.9.2	Copy File(COP).....	10—56
10.9.3	First In-First Out (FFL & FFU).....	10—58
10.9.4	Last In-First Out (LFL & LFU)	10—61
10.9.5	Sequencer Instructions (SQL, SQC, SQO).....	10—64
	a- Sequencer Load (SQL)	10—65
	b- Sequencer Compare (SQC).....	10—67
	c- Sequencer Output (SQO).....	10—70
10.10	Bit Logic and Manipulation Instructions.....	10—73
10.10.1	Bitwise And (AND)	10—74
10.10.2	Masked Move (MVM).....	10—76
10.10.3	Masked Equal (MEQ)	10—78
10.10.4	Bitwise Inclusive OR (OR)	10—80
10.10.5	Bitwise Exclusive Or (XOR).....	10—82
10.10.6	Not (NOT).....	10—84
10.10.7	Bit Shift Left (BSL).....	10—86
10.10.8	Bit Shift Right (BSR).....	10—88
10.11	Program Control Instructions	10—90
10.11.1	Jump And Label (JMP & LBL).....	10—90
	a- Jump (JMP).....	10—90
	b- Label (LBL).....	10—91
10.11.2	Jump To Subroutine Functions - JSR, SBR, RET	10—92
	a- Jump to Subroutine (JSR).....	10—92
	b- Subroutine (SBR).....	10—93
	c- Return (RET).....	10—94
10.11.3	Master Control Reset - MCR.....	10—95
10.12	Process Control Instructions	10—96
10.12.1	PID	10—97
	a- Control Block Integer (N) Word Assignments	10—98
	b- SLC-500 PID Functions	10—101
	c- The PID Equation.....	10—102
	d- Computers Don't Do Calculus.....	10—103
10.13	ASCII Instructions	10—106

Table of Figures

Figure	Description	Page
FIGURE 1-1	REAL-WORLD TO LOGIC EXAMPLE	1—3
FIGURE 1-2	CIRCUIT EXAMPLE LOGIC.....	1—4
FIGURE 1-3	CIRCUIT EXAMPLE LADDER LOGIC.....	1—5
FIGURE 1-4	MAJOR PLC COMPONENTS	1—6
FIGURE 1-5	PLC SYSTEM BLOCK DIAGRAM	1—9
FIGURE 1-6	DAISY CHAINED IO	1—12
FIGURE 1-7	STAR IO SYSTEM	1—13
FIGURE 1-8	RACK BLOCK DIAGRAM	1—14
FIGURE 1-9	CARD WIRING 8 POINT IO FOR 120 VAC	1—15
FIGURE 1-10	INPUT CARD AC INTERNAL CIRCUIT	1—16
FIGURE 1-11	OUTPUT CARD AC INTERNAL CIRCUIT.....	1—17
FIGURE 2-1	SLC PROCESSORS	2—1
FIGURE 2-2	SLC FIXED PROCESSOR.....	2—4
FIGURE 2-3	SLC PROCESSOR 501	2—9
FIGURE 2-4	SLC PROCESSOR 502	2—11
FIGURE 2-5	SLC PROCESSOR 503	2—13
FIGURE 2-6	SLC PROCESSOR 504	2—15
FIGURE 2-7	SLC PROCESSOR 505	2—18
FIGURE 3-1	POWER SUPPLY 1746-P1	3—4
FIGURE 3-2	POWER SUPPLY 1746-P2.....	3—5
FIGURE 3-3	POWER SUPPLY 1746-P3.....	3—6
FIGURE 3-4	POWER SUPPLY 1746-P4	3—7
FIGURE 3-5	POWER SUPPLY 1746-P5.....	3—8
FIGURE 3-6	POWER SUPPLY 1746-P6.....	3—9
FIGURE 3-7	POWER SUPPLY 1746-P7.....	3—10
FIGURE 4-1	CHASSIS 2 SLOT.....	4—2
FIGURE 4-2	MODULE TABLE.....	4—3
FIGURE 4-3	CHASSIS 4 SLOT.....	4—4
FIGURE 4-4	CHASSIS 7 SLOT.....	4—4
FIGURE 4-5	CHASSIS 10 SLOT.....	4—5
FIGURE 4-6	CHASSIS 13 SLOT.....	4—5
FIGURE 4-7	SLC EXPANSION CHASSIS	4—6
FIGURE 5-1	SLC MODULES	5—1
FIGURE 5-2	SLC DISCRETE MODULES	5—3
FIGURE 5-3	SLC ANALOG MODULE.....	5—9
FIGURE 5-4	RIO SCANNER 1741-SN.....	5—17
FIGURE 5-5	REMOTE IO ADAPTER 1747-ASB	5—28
FIGURE 5-6	REMOTE IO MODULE.DSF	5—30
FIGURE 5-7	LINK COUPLER 1747	5—33
FIGURE 5-8	DISTRIBUTED IO SCANNER 1747	5—34
FIGURE 6-1	SCREEN OF A.I SOFTWARE PLC-500 DEFAULT DATA TABLE.....	6—3
FIGURE 6-2	SCREEN OF RS LOGIX SOFTWARE RS LOGIX DEFAULT DATA TABLE	6—3
FIGURE 6-3	A.I. SCREEN OF PROGRAM FILES PLC-500 DEFAULT PROGRAM FILES	6—8
FIGURE 6-4	RSLOGIX 500 SCREEN OF PROGRAM FILES RS LOGIX DEFAULT PROGRAM FILES	6—8
FIGURE 7-1	SLC500 RACK AND CARDS AND POWER SUPPLY.....	7—2
FIGURE 7-2	ADDRESS STATEMENT LAYOUT	7—3
FIGURE 7-3	INPUT/OUTPUT ADDRESS EXAMPLE	7—3
FIGURE 7-4	1746-IB16 INPUT MODULE	7—4
FIGURE 7-5	INPUT ADDRESS EXAMPLE	7—5
FIGURE 7-6	SLC500 RACK AND CARDS AND POWER SUPPLY.....	7—6
FIGURE 7-7	NON-DISCRETE ADDRESS STATEMENT	7—7
FIGURE 7-8	NON-DISCRETE ADDRESS STATEMENT	7—7
FIGURE 7-9	INDIRECT ADDRESS EXAMPLE.....	7—9

Table of Contents

xiv

FIGURE 7-10 INDEXED ADDRESS EXAMPLE.....	7—10
FIGURE 8-1 CLASSIC PROCESSOR SCAN FUNCTION DIAGRAM.....	8—2
FIGURE 8-2 CHASSIS 2 SLOT MODULE TABLE.....	8—5
FIGURE 8-3 SLC500 RACK AND CARDS AND POWER SUPPLY.....	8—7
FIGURE 8-4 SLC EXPANSION CHASSIS.....	8—8
FIGURE 8-5 REMOTE IO LAYOUT.....	8—10
FIGURE 8-6 REMOTE IO CONNECTOR WIRING.....	8—11
FIGURE 8-7 SLC500 RACK AND CARDS AND POWER SUPPLY.....	8—14
FIGURE 8-8 CONTROL ROOM POWER DISTRIBUTION.....	8—15
FIGURE 8-9 OUTPUT FORCE FILE.....	8—18
FIGURE 9-1 DATA HIGHWAY PLUS DAISY CHAIN.....	9—5
FIGURE 9-1 DATA HIGHWAY PLUS TRUNK LINE.....	9—6
FIGURE 9-2 DATA HIGHWAY PLUS TAP WIRING.DSF.....	9—7
FIGURE 10-1 LADDER LOGIC NESTING - BRANCHING EXAMPLE.....	10—2
FIGURE 10-2 NORMALLY OPEN CONTACT DESCRIPTION.....	10—5
FIGURE 10-3 NORMALLY CLOSED CONTACT DESCRIPTION.....	10—5
FIGURE 10-4 OUTPUT ENERGIZE COIL DESCRIPTION.....	10—6
FIGURE 10-5 LADDER LOGIC NESTING - BRANCHING EXAMPLE.....	10—7
FIGURE 10-6 LADDER LOGIC NESTING - BRANCHING EXAMPLE.....	10—7
FIGURE 10-7 LADDER LOGIC OUTPUT LATCH/UNLATCH.....	10—8
FIGURE 10-8 ONE SHOT CONTACT DESCRIPTION.....	10—9
FIGURE 10-9 LADDER LOGIC OSR TIMING EXAMPLE.....	10—9
FIGURE 10-10 SEAL IN CIRCUIT FOR OSR EXAMPLE.....	10—9
FIGURE 10-11 ONE SHOT CONTACT DESCRIPTION.....	10—10
FIGURE 10-12 GENERIC TIMER FUNCTION BLOCK.....	10—11
FIGURE 10-13 TIMER ON DELAY FUNCTION BLOCK.....	10—12
FIGURE 10-14 TIMER ON DELAY EXAMPLE.....	10—13
FIGURE 10-15 TIMER OFF DELAY FUNCTION BLOCK.....	10—14
FIGURE 10-16 TIMER OFF DELAY.....	10—15
FIGURE 10-17 RETENTIVE TIMER ON FUNCTION BLOCK.....	10—16
FIGURE 10-18 TIMER RETENTIVE ON DELAY.....	10—17
FIGURE 10-19 COUNTER FUNCTION BLOCK.....	10—18
FIGURE 10-20 COUNT UP COUNTER FUNCTION BLOCK.....	10—19
FIGURE 10-21 COUNTER UP.....	10—20
FIGURE 10-22 COUNT DOWN COUNTER FUNCTION BLOCK.....	10—21
FIGURE 10-23 COUNTER DOWN.....	10—22
FIGURE 10-24 EQUAL INSTRUCTION.....	10—24
FIGURE 10-25 EQUAL INSTRUCTION EXAMPLE.....	10—24
FIGURE 10-26 NOT EQUAL INSTRUCTION.....	10—25
FIGURE 10-27 NOT EQUAL INSTRUCTION EXAMPLE.....	10—25
FIGURE 10-28 GREATER THAN INSTRUCTION.....	10—26
FIGURE 10-29 GREATER THAN INSTRUCTION EXAMPLE.....	10—26
FIGURE 10-30 GREATER THAN OR EQUAL INSTRUCTION.....	10—27
FIGURE 10-31 GREATER THAN OR EQUAL INSTRUCTION EXAMPLE.....	10—27
FIGURE 10-32 LESS THAN INSTRUCTION.....	10—28
FIGURE 10-33 LESS THAN INSTRUCTION EXAMPLE.....	10—28
FIGURE 10-34 LESS THAN OR EQUAL INSTRUCTION.....	10—29
FIGURE 10-35 LESS THAN OR EQUAL INSTRUCTION EXAMPLE.....	10—29
FIGURE 10-36 LIMIT TEST INSTRUCTION.....	10—30
FIGURE 10-37 LIMIT TEST INSTRUCTION EXAMPLE.....	10—31
FIGURE 10-38 ADD INSTRUCTION.....	10—33
FIGURE 10-39 ADD INSTRUCTION EXAMPLE.....	10—34
FIGURE 10-40 SUBTRACT INSTRUCTION.....	10—35
FIGURE 10-41 SUBTRACT INSTRUCTION EXAMPLE.....	10—36
FIGURE 10-42 MULTIPLY INSTRUCTION.....	10—37
FIGURE 10-43 MULTIPLY INSTRUCTION EXAMPLE.....	10—38
FIGURE 10-44 DIVIDE INSTRUCTION.....	10—39
FIGURE 10-45 DIVIDE INSTRUCTION EXAMPLE.....	10—40

FIGURE 10-46 MOVE INSTRUCTION.....	10—41	
FIGURE 10-47 MOVE INSTRUCTION EXAMPLE.....	10—41	
FIGURE 10-48 SQUARE ROOT INSTRUCTION.....	10—42	
FIGURE 10-49 CLEAR INSTRUCTION.....	10—43	
FIGURE 10-50 CLEAR INSTRUCTION EXAMPLE.....	10—43	
FIGURE 10-51 COMPUTE INSTRUCTION.....	10—44	
FIGURE 10-52 COMPUTE INSTRUCTION EXAMPLE.....	10—45	
FIGURE 10-53 SCP INSTRUCTION.DSF.....	10—46	
FIGURE 10-54 SCP INSTRUCTION EXAMPLE.DSF.....	10—47	
FIGURE 10-55 SCL INSTRUCTION.DSF.....	10—48	
FIGURE 10-56 SCL INSTRUCTION EXAMPLE.DSF.....	10—49	
FIGURE 10-57 BINARY TO BCD INSTRUCTION.....	10—51	
FIGURE 10-58 BCD TO BINARY INSTRUCTION.....	10—51	
FIGURE 10-59 FILL FILE INSTRUCTION.....	10—54	
FIGURE 10-60 FILE FILL INSTRUCTION EXAMPLE.....	10—55	
FIGURE 10-61 COPY FILE INSTRUCTION.....	10—56	
FIGURE 10-62 FILE COPY INSTRUCTION EXAMPLE.....	10—57	
FIGURE 10-63 FIRST IN FIRST OUT LOAD UNLOAD INSTRUCTIONS.....	10—58	
FIGURE 10-64 FIRST IN FIRST OUT INSTRUCTION EXAMPLE.....	10—59	
FIGURE 10-65 LAST IN FIRST OUT LOAD UNLOAD INSTRUCTIONS.....	10—61	
FIGURE 10-66 LAST IN FIRST OUT INSTRUCTION EXAMPLE.....	10—62	
FIGURE 10-67 SEQUENCER COMPARE INSTRUCTION	FIGURE 10-68 SEQUENCER LOAD INSTRUCTION	10—64
FIGURE 10-69 SEQUENCER OUTPUT INSTRUCTION.....	10—64	
FIGURE 10-70 SEQUENCER LOAD INSTRUCTION.....	10—65	
FIGURE 10-71 SEQUENCER LOAD INSTRUCTION EXAMPLE.DSF.....	10—66	
FIGURE 10-72 SEQUENCER COMPARE INSTRUCTION.....	10—67	
FIGURE 10-73 SEQUENCER LOAD INSTRUCTION EXAMPLE.DSF.....	10—68	
FIGURE 10-74 SEQUENCER OUTPUT INSTRUCTION.....	10—70	
FIGURE 10-75 SEQUENCER LOAD INSTRUCTION EXAMPLE.DSF.....	10—71	
FIGURE 10-76 BITWISE AND INSTRUCTION.DSF.....	10—74	
FIGURE 10-77 AND INSTRUCTION.....	10—75	
FIGURE 10-78 MASKED MOVE INSTRUCTION.DSF.....	10—76	
FIGURE 10-79 MASKED MOVE INSTRUCTION EXAMPLE.DSF.....	10—77	
FIGURE 10-80 MASKED EQUAL INSTRUCTION.DSF.....	10—78	
FIGURE 10-81 MASK EQUAL INSTRUCTION.DSF.....	10—79	
FIGURE 10-82 BITWISE AND INSTRUCTION.DSF.....	10—80	
FIGURE 10-83 OR INSTRUCTION.DSF.....	10—81	
FIGURE 10-84 BITWISE AND INSTRUCTION.DSF.....	10—82	
FIGURE 10-85 OR EXCLUSIVE INSTRUCTION.DSF.....	10—83	
FIGURE 10-86 NOT INSTRUCTION.....	10—84	
FIGURE 10-87 NOT INSTRUCTION EXAMPLE.DSF.....	10—85	
FIGURE 10-88 BIT SHIFT LEFT INSTRUCTION.....	10—86	
FIGURE 10-89 BIT SHIFT LEFT INSTRUCTION EXAMPLE.DSF.....	10—87	
FIGURE 10-90 BIT SHIFT RIGHT INSTRUCTION.....	10—88	
FIGURE 10-91 BIT SHIFT LEFT INSTRUCTION EXAMPLE.DSF.....	10—89	
FIGURE 10-92 RESET COIL.DSF.....	10—90	
FIGURE 10-93 JUMP INSTRUCTION.....	10—90	
FIGURE 10-94 ONE SHOT CONTACT DESCRIPTION.DSF.....	10—91	
FIGURE 10-95 LABEL INSTRUCTION.....	10—91	
FIGURE 10-96 MOVE INSTRUCTION.DSF.....	10—92	
FIGURE 10-97 JUMP TO SUBROUTINE INSTRUCTION.DSF.....	10—92	
FIGURE 10-98 SUBROUTINE INSTRUCTION.DSF.....	10—93	
FIGURE 10-99 SUBROUTINE INSTRUCTION.....	10—93	
FIGURE 10-100 RETURN INSTRUCTION.DSF.....	10—94	
FIGURE 10-101 RETURN INSTRUCTION.....	10—94	
FIGURE 10-102 MCR INSTRUCTION.DSF.....	10—95	
FIGURE 10-103 MASTER CONTROL RESET INSTRUCTION.....	10—95	
FIGURE 10-104 PID INSTRUCTION.....	10—97	

Table of Contents

xvi

FIGURE 10-105 PID INSTRUCTION EXAMPLE	10—101
FIGURE 10-106 CONVEYOR PID EXAMPLE.....	10—104
FIGURE 10-107 CONVEYOR PID - ISA LOOP DIAGRAM.....	10—105